Table Of ContentY
L
N
L
O
A
I
E
T
S
N
U
E
m
D
I o
MT6573 PMU DrivFer c
.
N
e
Customer Document
l
O
i
b
C
o
m
K
o
E
n
T
n
A
i
t
Version:I 0.1
@
ReleasDe date: 2011-02-166
E i
l
.
M
u
y
©2008-2011MediaTek Inc.
This docume nt contains information that is proprietary to MediaTek Inc.
R
Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.
O
Specifications are subject to change without notice.
F
MT657Y3
Confidential B
L
N
L
Document Revision History
O
A
I
Revision Date Author Description E
T
0.1 2011-02-16 James Lo Initial Draft
S
N
U
E
m
D
I o
F c
.
N
e
l
O
i
b
C
o
m
K
o
E
n
T
n
A
i
t
I
@
D
E i
l
.
M
u
y
R
O
F
MediaTek Confidential ©2010-2011MediaTek Inc. Page 2of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
N
L
Table of Contents
O
A
Document Revision History..................................................................................................................2
I
E
Table of Contents...................................................................................................................................3
T
1 Introduction...................................................................................................................................5
S
1.1 Software/Hardware Environment................................N..........................................................5
U
1.1.1 Software Environment..........................................................................................5
1.1.2 Hardware Environment........................E.................................................................5
1.2 Functionality..........................................................................................................................5
m
D
2 Design............................................................................................................................................6
2.1 Architecture...........................................................................................................................6
I o
2.2 Procedure & Flow.................................................................................................................7
F c
3 Interface.........................................................................................................................................8
.
3.1 Data Structure................................N.......................................................................................8
e
3.1.1 pmic_adpt_voltage_enum..............................................................................8
l
3.1.2 upmu_buck_vol_eOnum, i upmu_ldo_vol_enum,
upmu_buck_boost_vol_enubm.......................................................................12
3.1.3 upmu_buck_prCofile_entry..........................................................................15
o
3.1.4 upmu_ldo_profile_entry............................................................................15
m
3.1.5 upmu_buck_boost_profile_entry.............................................................16
K
3.1.6 upmu_isink_profile_entry.......................................................................16
3.1.7 upmu_kpled_proofile_entry.......................................................................16
E
3.1.8 upmu_chr_pronfile_entry............................................................................16
3.1.9 uTpmu_oc_profile_entry..............................................................................17
n
3.1.10 upmu_strup_profile_entry.......................................................................17
3.1.11Aupmu_lpiosc_profile_entry.......................................................................17
3.1.12 upmu_rtetention_profile_entry...............................................................17
3.1I.13 upmu_ chr_current_enum..............................................................................17
@
3D.1.14 pmic_adpt_chr_current_enum...................................................................18
3.1.15 upmu_ldo_profile.........................................................................................19
E3.1.16 iupmu_buck_profile.......................................................................................19
l
3.1.17 upmu_buck_boost_profile..........................................................................19
.
M
3.1.1u8 upmu_kpled_profile....................................................................................19
3.1.19 upmu_chr_profile.........................................................................................19
y
3.1.20 upmu_oc_profile...........................................................................................20
3.1.21 upmu_strup_profile....................................................................................20
R
3.1.22 upmu_lposc_profile....................................................................................20
3.1.23 upmu_retention_profile............................................................................20
O
3.2 Functions............................................................................................................................20
3.2.1 hw_charger_type_detection...............................................................................20
F
3.2.2 pmu6573_hw_init...............................................................................................21
MediaTek Confidential ©2010-2011MediaTek Inc. Page 3of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
3.2.3 pmu6573_pmu_customization.................................................................N..........21
L
3.2.4 pmu6573_chrdet_eint_irq..................................................................................21
3.2.5 pmu6573_init.....................................................................................O.................21
A
3.2.6 upmu_ldo_enable...............................................................................................22
3.2.7 upmu_ldo_on_sel....................................................................... ........................22
I
3.2.8 upmu_ldo_vol_sel....................................................................E..........................22
T
3.2.9 upmu_ldo_ndis_enable......................................................................................23
S
3.2.10 upmu_ldo_stb_enable........................................................................................23
N
3.2.11 upmu_ldo_oc_auto_off.......................................................................................23
U
3.2.12 upmu_ldo_ocfb_enable......................................................................................23
E
3.2.13 upmu_ldo_get_oc_status...................................................................................24
3.2.14 upmu_ldo_get_status..........................................m...............................................24
D
3.2.15 upmu_ldo_oc_status..........................................................................................24
3.2.16 upmu_ldo_status................................................................................................24
I o
3.2.17 upmu_ldo_stb_td................................................................................................25
F c
3.2.18 upmu_ldo_cal.....................................................................................................25
3.2.19 upmu_ldo_en_force_enaNble................................................................................25
e
3.2.20 upmu_ldo_oc_td.................................................................................................25
3.2.21 upmu_buck_enableO......................l......................................................................26
i
3.2.22 upmu_buck_rs....................................................................................................26
b
3.2.23 upmu_buck_sf_str_mode...................................................................................26
C
3.2.24 upmu_buck_normal_voltagoe_adjust..................................................................27
3.2.25 upmu_buck_oc_auto_off....................................................................................27
m
3.2.26 upmu_buKck_ocfb_enable...................................................................................27
3.2.27 upmu_buck_stb_enable.....................................................................................27
o
3.2.28 upmu_buck_get_oc_status................................................................................28
E
3.2.29 upmu_buck_getn_status......................................................................................28
3.2.30 uTpmu_buck_modeset.........................................................................................28
n
3.2.31 upmu_buck_sleep_voltage_adjust.....................................................................28
3.2.32Aupmu_is_buck_mode.........................................................................................29
i
3.2.33 upmu_btuck_oc_td..............................................................................................29
3.2I.34 upmu _buck_stb_td.............................................................................................29
@
4 CustomDization.............................................................................................................................30
4.1 Customization Items...........................................................................................................30
E i
5 Build.............................................................................................................................................31
l
M5.1 Sourc.e Code Structure & File Description..........................................................................31
u
5.2 Build Option........................................................................................................................31
y
R
O
F
MediaTek Confidential ©2010-2011MediaTek Inc. Page 4of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
N
L
1 Introduction
O
A
1.1 Software/Hardware Environment
I
E
T
1.1.1 Software Environment
S
N
Driver discussed in this document is designed based on Linux Kernel 2.6.32and Android 2.3.
U
E
Due to the practicality, this document will focus on the overall architecture and BUCK / LDO control
section.
m
D
1.1.2 Hardware Environment
I o
Driver discussed in this document can run on MT6573 EVB
F c
SOC: MT6573
.
N
e
1.2 Functionality
l
O
The PMUdriver’s main functionality is: i
b
(1) 4BUCK and 13LDO turn on / offfunctions for PM API
C
(2) 4BUCK and 13LDOvoltage settingfunctionsofor PM API
(3) Charger plug in / out and type detection.
m
(4) Internal used functions.
K
o
E
n
T
n
A
i
t
I
@
D
E i
l
.
M
u
y
R
O
F
MediaTek Confidential ©2010-2011MediaTek Inc. Page 5of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
N
L
2 Design
O
A
2.1 Architecture
I
E
This driver is the lowest level API for supporting the Android Power MTanagement (mt6573_pm_api.c).
Please read the “Power Management API customer document”first. S
N
U
The following figure isthe architecture of this driver in this section.
E
m
D
I o
F c
.
N
e
l
O
i
b
C
o
m
K
o
E
n
T
n
A
i
t
I
@
D
E i
l
.
M
u
y
R
O
F
MediaTek Confidential ©2010-2011MediaTek Inc. Page 6of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
N
L
O
A
I
E
T
S
N
U
E
m
D
I o
F c
2.2 Procedure & Flow
.
N
e
The PMU driver is the common interface between HW PMU and other drivers.
l
O
i
In the system booting time, the PMU driver will initialbize the PMU HW component.
C
o
m
K
o
E
n
T
n
A
i
t
I
@
D
E i
l
.
M
u
y
R
O
F
MediaTek Confidential ©2010-2011MediaTek Inc. Page 7of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
N
L
3 Interface
O
A
Describe the data structure and interface used by other kernel module.
I
E
3.1 Data Structure T
S
N
3.1.1 pmic_adpt_voltage_enum U
It ‘s used in this driver. E
typedef enum
m
D
{
PMIC_ADPT_VOLT_0_0 = 0,
I o
PMIC_ADPT_VOLT_0_1 = 100,
PMIC_ADPT_VOLT_0_2 = 200, F c
PMIC_ADPT_VOLT_0_3 = 300,
.
N
PMIC_ADPT_VOLT_0_4 = 400, e
PMIC_ADPT_VOLT_0_5 = 500,
l
O
PMIC_ADPT_VOLT_0_6 = 600, i
PMIC_ADPT_VOLT_0_7 = 700, b
C
PMIC_ADPT_VOLT_0_7_0_0 = 700,
o
PMIC_ADPT_VOLT_0_7_2_5 = 725,
m
PMIC_ADPT_VOLT_0_7_5_0 = 750,
K
PMIC_ADPT_VOLT_0_7_7_5 = 775,
PMIC_ADPT_VOLT_0_8 = o800,
E
PMIC_ADPT_VOLT_0_8_0_0 = 800,
n
PMIC_ADPT_VOLT_0_8_2_5 = 825,
T
PMIC_ADPT_VOLT_0_8_5n_0 = 850,
PMIC_ADPT_VOLT_0_8_7_5 = 875,
A
i
PMIC_ADPT_VOLT_0_9 = 900,
t
PMIC_ADPT_VOLT_0_9_0_0 = 900,
I
PMIC_ADPT_VOL@T_0_9_2_5 = 925,
D
PMIC_ADPT_VOLT_0_9_5_0 = 950,
PMIC_ADPT_VOLT_0_9_7_5 = 975,
E i
PMIC_ADPT_VOLT_1_0 = 1000,
l
PMIC_AD.PT_VOLT_1_0_0_0 = 1000,
M
PMIC_AuDPT_VOLT_1_0_2_5 = 1025,
PMIC_ADPT_VOLT_1_0_5_0 = 1050,
y
PMIC_ADPT_VOLT_1_0_7_5 = 1075,
PM IC_ADPT_VOLT_1_1 = 1100,
R
PMIC_ADPT_VOLT_1_1_0_0 = 1100,
PMIC_ADPT_VOLT_1_1_2_5 = 1125,
O
PMIC_ADPT_VOLT_1_1_5_0 = 1150,
PMIC_ADPT_VOLT_1_1_7_5 = 1175,
F
PMIC_ADPT_VOLT_1_2 = 1200,
MediaTek Confidential ©2010-2011MediaTek Inc. Page 8of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
PMIC_ADPT_VOLT_1_2_0_0 = 1200, N
L
PMIC_ADPT_VOLT_1_2_2_5 = 1225,
PMIC_ADPT_VOLT_1_2_5_0 = 1250, O
A
PMIC_ADPT_VOLT_1_2_7_5 = 1275,
PMIC_ADPT_VOLT_1_3 = 1300,
I
PMIC_ADPT_VOLT_1_3_0_0 = 1300, E
T
PMIC_ADPT_VOLT_1_3_2_5 = 1325,
S
PMIC_ADPT_VOLT_1_3_5_0 = 1350,
N
PMIC_ADPT_VOLT_1_3_7_5 = 1375,
U
PMIC_ADPT_VOLT_1_4 = 1400,
E
PMIC_ADPT_VOLT_1_4_0_0 = 1400,
PMIC_ADPT_VOLT_1_4_2_5 = 1425, m
D
PMIC_ADPT_VOLT_1_4_5_0 = 1450,
PMIC_ADPT_VOLT_1_4_7_5 = 1475,
I o
PMIC_ADPT_VOLT_1_5 = 1500,
F c
PMIC_ADPT_VOLT_1_5_0_0 = 1500,
PMIC_ADPT_VOLT_1_5_2_5 = 152N5, .
e
PMIC_ADPT_VOLT_1_5_5_0 = 1550,
PMIC_ADPT_VOLT_1_5_7_5 =O 1575, l
i
PMIC_ADPT_VOLT_1_6 = 1600,
b
PMIC_ADPT_VOLT_1_6_0_0 = 1600,
C
PMIC_ADPT_VOLT_1_6_2_5 = 1625,o
PMIC_ADPT_VOLT_1_6_5_0 = 1650,
m
PMIC_ADPT_VOLT_1_K6_7_5 = 1675,
PMIC_ADPT_VOLT_1_7 = 1700,
o
PMIC_ADPT_VOLT_1_7_0_0 = 1700,
E
PMIC_ADPT_VOLT_1_7_2_5 n = 1725,
PMIC_ADPT_VTOLT_1_7_5_0 = 1750,
n
PMIC_ADPT_VOLT_1_7_7_5 = 1775,
PMIC_ADPAT_VOLT_1_8 = 1800,
i
PMIC_ADPT_VOLT_1t_8_0_0 = 1800,
PMIC_IADPT_VOLT _1_8_2_5 = 1825,
@
PMICD_ADPT_VOLT_1_8_5_0 = 1850,
PMIC_ADPT_VOLT_1_8_7_5 = 1875,
PEMIC_ADPTi_VOLT_1_9 = 1900,
PMIC_ADPlT_VOLT_1_9_0_0 = 1900,
.
MPMIC_ADPT_VOLT_1_9_2_5 = 1925,
u
PMIC_ADPT_VOLT_1_9_5_0 = 1950,
PMICy_ADPT_VOLT_1_9_7_5 = 1975,
PMIC_ADPT_VOLT_2_0 = 2000,
PRMIC_ADPT_VOLT_2_0_0_0 = 2000,
PMIC_ADPT_VOLT_2_0_2_5 = 2025,
OPMIC_ADPT_VOLT_2_0_5_0 = 2050,
PMIC_ADPT_VOLT_2_0_7_5 = 2075,
PMIC_ADPT_VOLT_2_1 = 2100,
F
PMIC_ADPT_VOLT_2_2 = 2200,
MediaTek Confidential ©2010-2011MediaTek Inc. Page 9of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
MT657Y3
Confidential B
L
PMIC_ADPT_VOLT_2_3 = 2300, N
L
PMIC_ADPT_VOLT_2_4 = 2400,
PMIC_ADPT_VOLT_2_5 = 2500, O
A
PMIC_ADPT_VOLT_2_6 = 2600,
PMIC_ADPT_VOLT_2_7 = 2700,
I
PMIC_ADPT_VOLT_2_7_0_0 = 2700, E
T
PMIC_ADPT_VOLT_2_7_2_5 = 2725,
S
PMIC_ADPT_VOLT_2_7_5_0 = 2750,
N
PMIC_ADPT_VOLT_2_7_7_5 = 2775,
U
PMIC_ADPT_VOLT_2_8 = 2800,
E
PMIC_ADPT_VOLT_2_8_0_0 = 2800,
PMIC_ADPT_VOLT_2_8_2_5 = 2825, m
D
PMIC_ADPT_VOLT_2_8_5_0 = 2850,
PMIC_ADPT_VOLT_2_8_7_5 = 2875,
I o
PMIC_ADPT_VOLT_2_9 = 2900,
F c
PMIC_ADPT_VOLT_3_0 = 3000,
PMIC_ADPT_VOLT_3_1 = 3100,N .
e
PMIC_ADPT_VOLT_3_1_0_0 = 2000,
PMIC_ADPT_VOLT_3_2 = 3O200, l
i
PMIC_ADPT_VOLT_3_3 = 3300,
b
PMIC_ADPT_VOLT_3_4 = 3400,
C
PMIC_ADPT_VOLT_3_5 = 3500, o
PMIC_ADPT_VOLT_3_6 = 3600,
m
PMIC_ADPT_VOLT_3_K7 = 3700,
PMIC_ADPT_VOLT_3_8 = 3800,
o
PMIC_ADPT_VOLT_3_9 = 3900,
E
PMIC_ADPT_VOLT_4_0 =n 4000,
PMIC_ADPT_VTOLT_4_1 = 4100,
n
PMIC_ADPT_VOLT_4_2 = 4200,
PMIC_ADPAT_VOLT_4_3 = 4300,
i
PMIC_ADPT_VOLT_4t_4 = 4400,
PMIC_IADPT_VOLT _4_5 = 4500,
@
PMICD_ADPT_VOLT_4_6 = 4600,
PMIC_ADPT_VOLT_4_7 = 4700,
PEMIC_ADPTi_VOLT_4_8 = 4800,
PMIC_ADPlT_VOLT_4_9 = 4900,
.
MPMIC_ADPT_VOLT_5_0 = 5000,
u
PMIC_ADPT_VOLT_5_1 = 5100,
PMICy_ADPT_VOLT_5_2 = 5200,
PMIC_ADPT_VOLT_5_3 = 5300,
PRMIC_ADPT_VOLT_5_4 = 5400,
PMIC_ADPT_VOLT_5_5 = 5500,
OPMIC_ADPT_VOLT_5_6 = 5600,
PMIC_ADPT_VOLT_5_7 = 5700,
PMIC_ADPT_VOLT_5_8 = 5800,
F
PMIC_ADPT_VOLT_5_9 = 5900,
MediaTek Confidential ©2010-2011MediaTek Inc. Page 10of 31
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosureof this information in whole or in part is strictly prohibited.
