Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing)

ebook img
Author:Katarzyna Radecka, Zeljko Zilic
Language:English
Release year:2003
File size:7.769 MB
Number of page:233

Similar Verification by Error Modeling: Using Testing Techniques in Hardware Verification (Frontiers in Electronic Testing)

We use cookies

We use cookies to ensure you get the best browsing experience on our website. By clicking "Accept Cookies", you agree that we can store cookies on your device in accordance with our Terms and Privacy.